Page 27 - Excelsior - August 2025 - 2
P. 27

St. Joseph’s College of Engineering
       Alumni Talk


                                a
                    n
                                     k
                        i
       A
                            T
          l
               m

                                    l
            u
       Department of AML, has Organized
       D e p a r t m e n t   o f   A M L ,   h a s   O r g a n i z e d
       an Alumni Talk for Third and Fourth
       a n   A l u m n i   T a l k   f o r    T h i r d   a n d   F o u r t h
       y e a r   S t u d e n t s ,   T i t l e d   “   A   R o a d   m a p
       year Students, Titled “ A Road map
       f o r    l e a r n i n g    m a c h i n e    l e a r n i n g    w i t h
       for  learning  machine  learning  with
       math intuition” dated: 06.08.2025
       m a t h   i n t u i t i o n ”   d a t e d :   0 6 . 0 8 . 2 0 2 5









    Silicon Scholars - workshop on Chip Designing
                                                                          o
                                                                                          p
                          c
         l
                                                        r
                                             -

                  n
       i
                                                                                         i
                                                                                  C
               o
                                    a
    S

                                                     o
            c
                                                  w
                             h
                                       r
          i
                                                                                      h
                                                                                                                    g
                                                                             n

                                                                                                       i
                                                                                                         g
                                                                  o
                                                                                                     s

                                o
                                                                                                                 n
                                                                     p
                                   l
                                                                                                            n
                                                                                                               i
                                         s
                                                           k

                                                               h
                                                             s
                       S
                                                                                               D
                                                                                                  e

                            i
                    t
                     n
                            p
                        r
     In  In    partnership            w i t h
                                      with
                      e
                         s
                 a
                          h
                   r
               p
     e I n f o c h i p s ,    t h e    P E P    V L S I
     eInfochips,  the  PEP  VLSI

                                          e
                      t
                    n

                   e
                 C

                       r
                        e
                            h
         s
                             o
       e
           g
          i
                                        h
                                 e
     D
     Design  Centre  hosted  the
                                   d
                               s
                                t
                                       t
             n
     four-day  "Silicon  Scholars:
     f o u r - d a y    " S i l i c o n    S c h o l a r s :
                          o
                                       h
                           n
                                         p
     Workshop
     W  o r k s h o p     on         Chip
                                         i
                                     C
                   "
                                         r
                                     u
                        d

                       e
     Designing,"  led  by  industry
             n
                      l
                                          y
                                 i
     D
                                  n
         s
                            b
                g
                                        t
              i
                                    d
           g
          i
               n

       e
                                       s

                              y
                  ,
     e x p e r t s    M r .   B h a r a t h w a j   T .   A .
     experts Mr. Bharathwaj T. A.
                                          e
                            n
                          a
                         r
                                   B


                        a
                                     .
                               G
                                 .
               .
              r
                                       T

                 H

            M
       n
     a
     and Mr. Hariharan G. B. The

         d
                                        h
                    r
                     i
                   a
                      h
                               e
                          o
                              d
                       p
     program
                         r
     p r o g r a m     provided          a a
                                 d
                             i
                            v
                     i
             r
           p
                               hands-on
     c
     comprehensive,            h a n d s - o n
       o
         m
                       e
                      v
              e
                  n
               h
                 e
                         ,
                    s
     e x p e r i e n c e ,    s t r e n g t h e n i n g
     experience,
                          strengthening
                 n
                               r
                                 t
                                         g
                    s
                         u
                                      d
                                s
                                  a
     p
     participants'  understanding
                   t
                                        n
                     '
           c
                          n
           i
                            d
             i
                                       i
              p
          t

                              e
                                    n
       a
               a
         r
                                     L
                                    T
                                      -
                                       t
                                        o
                                  R
                      m
           t
                        p
                          l

              e

            h
                    o
                   c
                          e

                             e
     o
                            t
       f
                                          -
     of  the  complete  RTL-to-
           I

            I
          S
                                        g
        D
                                       i
     GDSII  flow,  from  design
     G
                           r
                           o
                          f
                                    e

                                   d
                                          n
                             m
                f
                                      s
                 l
                  o

                      ,
                   w
     synthesis and physical design
     s y n t h e s i s   a n d   p h y s i c a l   d e s i g n
                                         d

               c
              i
                  t
                      i
                   m
                   i
             t
      o
     t
     to  static  timing  analysis  and

            a
           t
         s
                                   i
                                  s
                                 y
                                    s
                                        n
                                      a

                                l

                      n
                        g
                           a
                              a
                             n
     physical
     p h y s i c a l        v e r i f i c a t i o n ,
                            verification,
     preparing them for careers in
     p r e p a r i n g   t h e m   f o r   c a r e e r s   i n
     the semiconductor industry.
     t h e   s e m i c o n d u c t o r   i n d u s t r y .
     Excelsior                                               27
   22   23   24   25   26   27   28   29   30   31   32